This paper presents a novel power profile manipulation technique which improves the test application time of existing power constrained test scheduling algorithms. This is achieved by test sequence reordering and rotation combined with a new power approximation model. Experiments using benchmark circuits show that use of this technique can lead to savings up to 25% in test time.
INTRODUCTION
Power dissipation during testing caused by high switching activity in CMOS technology is an emerging problem due to reliability and manufacturing yield loss [3-5.7-111 . It was reported in [ 1 11 that there is significantly higher switching activity during testing than during functional operation and hence higher power dissipation. This can decrease circuit reliability due excessive temperature and current density which cannot be tolerated by circuits designed for low power. Further, high switching activity during testing leads to manufacturing yield loss which can be explained as follows. High switching activity during testing causes high rate of current flowing in power and ground lines leading to excessive power and ground noise. This noise can erroneously change the logic state of circuit lines causing some good dies to fail the test [lo] . Testing time represents an important factor in the production cost as it determines the test, and thus manufacturing, throughput. Therefore, in order to minimize testing time under a given power constraint, test scheduling algorithms were reported recently in [3, 7, 9] . A common feature of the previous approaches is the global peak power approximation model used in guiding the test scheduling process. This is a pessimistic assumption which leads to reduced test concurrency and hence high testing time, due to the high approximation error introduced by the power approximation model.
The aim of this paper is to introduce a novel power profile manipulation technique which when integrated with power constrained test scheduling algorithms will lead to reductions in testing time.
MOTIVATION FOR THE NOVEL POWER PROFILE MANIPULATION TECHNIQUE
Power constrained test scheduling (PCTS) algorithms aim to achieve maximum test concurrency in order to reduce testing time, without exceeding the specified power constraint given by the maximum power ratings of the device. During the test scheduling process each embedded block (EB) of the system under test has to be characterized from the power dissipation point of view. In order to avoid an increased computational complexity, previous PCTS approaches [3, 7, 9] approximate the power dissipation by the maximum value of instantaneous power dissipation over the entire test. This is achieved by flattening the power profiles (PP) of the EBs to their global peak v-25 1 0-7803-6685-9/01/$10.000200 1 IEEE value. Therefore, traditional power approximation model based on maximum instantaneous power is referred to as global peak power approximation model (GP-PAM) in this paper. Despite its low accuracy the GP-PAM guarantees that the power dissipation of the EBs is not underestimated for any time instance during the test scheduling algorithm.
From the power approximation model point of the view, power definition may be classified in the following two components: real power -the power consumed during testing and false power -the difference between the approximated power and the real power as shown in Figure 1 . Since the power definition of the EBs determines the maximum test concurrency, in order to minimize testing time under the given power constraint both real power and false power need to be reduced when employing a power approximation model during test scheduling.For an initially uncorrelated test sequence shown in Figure l (a) the GP-PAM offers a good trade-off between accuracy and complexity. However, for regular profiles obtained through power profile manipulation technique described later in Section 3 and illustrated in Figure I (b) the approximation error introduced by GP-PAM is not justified. This motivates the need for novel power profile manipulation techniques using more accurate power approximation models that will lower the testing time under a given power constraint.
PROPOSED POWER PROFILE MANIPULATION TECHNIQUE
The novel power profile manipulation technique consists of reordering and rotating test sequences and a new power approximation model.
Test sequence reordering
The proposed test sequence reordering algorithm aims to generate regular PPs for which accurate descriptions of power dissipation can be provided using low complexity power approximation models. In addition to 'kinimizing real power, test sequence reordering also provides a suitable PP for the new power approximation model that will reduce false power introduced in Section 2. The algorithm takes as input the transition graph (TG) [4] . where a node is associated to a vector in the test sequence and an edge is labeled with the power dissipated during transition between the vectors corresponding to the terminal nodes. A Hamiltonian path in TG is identified trying to place the low weight edges at the beginning of the path and leaving the high weighted edges for the ending part of the path. The power dissipation is computed by summing the products between the transition count and the average power dissipation per transition of the library cell [ 13 associated with every node in the netlist. Figure 1 shows the PPs for the c432 circuit from ISCAS85 benchmark set [ 2 ] . It can be clearly seen that when using the proposed test sequence reordering algorithm ( Figure I(b) ) a regular PP is obtained having a low activity part at the beginning and a high activity part at the end. This regular PP is used by the new power approximation model introduced in Section 3.3.
Test sequence rotation
Having obtained a reordered test sequence, now test sequence rotation is presented. Rotating the test sequence is an important feature which will be exploited by Algorithm 2 form Section 4 to avoid overlapping of the high activity parts of PPs of different tests that are run concurrently in the same test session. In order to facilitate test sequence rotation, we need to know the power consumed during the transition VN-I->VQ. Thus, a cyclic PP is obtained by adding the first vector VO of the ordered sequence after the last one  where N is the number of test vectors. Note that rotation involves the application of each test vector within the test sequence only once. The cyclic ordered sequence in conjunction with the new power approximation model is used by the PCTS algorithm from Section 4.
New power approximation model
The aim of the proposed power approximation model is to exploit the features of PP corresponding to the reordered test sequence shown in Figure l (b) . This is achieved by identifying the low activity part at the beginning and the high activity part at the end of the PP and approximating each part with their local peak value for power dissipation.
Thus, the power dissipation of EBs can be modeled using a 4-tuple (Plo,Llo,Ph7,Lh2) containing two local peak values for power dissipation of the two parts of the PP (Plo,Phr) and the length for each of the parts (Llo,LhL). This new power approximation model is referred to as two local peak power approximation model (2LP-PAM) and it is shown in Figure   I (b). The 4-tuple description is determined such that the false power is reduced, and this is achieved by minimizing P,nL,o+PhrL,l,. For example in the case of PP shown in Figure l (b) PlOx4mW and P h , 4 m W , and the lengths are 4,=44 clock cycles and Lh,=8 clock cycles. It should be noted that L/o>Lh, which is exploited when building power compatible lists during PCTS without considerable impact in computational time.
POWER CONSTRAINED TEST SCHEDULING USING POWER PROFILE MANIPULATION
The previous section has shown how the PP is manipulated using test sequence reordering and rotation and explained the new power approximation model (2LP-PAM). Step 2 computes all the cliques of the TCG -the maximal groups of EBs that can be tested simultaneously without causing any resource conflict.
Step 3 generates from these cliques a set of power compatible lists (PCL) which are the maximal groups of EBs that can be tested at the same time without generating any resource conflict or power constraint violation. Algorithm 2 checks the following for every subset of each clique: a) if it satisfies the power constraint; and b) if the subset is maximal. i.e. no other test can be added to the subset without exceeding the power constraint. Each subset which complies with these two conditions -power compatibility and maximal cardinality -forms a PCL. Further the tests in a PCL are sorted in descending order of their lengths. Having obtained the PCLs using Algorithm 2, Step 4 of Algorithm 1 generates all derived PCLs(DPCLs) [ 3 ] which are subsets of the tests in a PCL. A DPCL contains all the tests in the source PCL whose test length are strictly less than the first test in the PCL. During
Step 5 the test schedule is computed as the minimum cost cover over the set of DPCLs. The cost in this case is the test length required for each DPCL.
The example shown in Figure 2 illustrates how PP rotation (Section 3.2) is exploited for building PCLs. First test TI (Figure 2(b) ) is added to the empty PCL. Variable Offset from Algorithm 2 keeps track of the left edge position of the high power part corresponding to the last PP that was added to the PCL. Its value. which is initially set to 0, is increased by L,,; of test TI, 4 units in this particular case. Next, test T2 (Figure ?(a) ) is rotated left by Offset vectors obtaining the PP shown in Figure 2 (c), this way its PP high power part will not overlap with the high power part of TI when they are to be run simultaneously. Finally. (d) T 1 and rotated T2
Figure 3: Building power compatible lists (PCLs) 5. EXPERIMENTAL RESULTS To show the efficiency of the proposed power profile manipulation technique, experiments were performed on a set of hypothetical systems generated using the ISCAS85 benchmark circuits [ 2 ] as EBs, and with randomly generated resource allocation graphs [3] . The designs were synthesized and technology mapped into AMs 0.35pm technology [ 13.
The power consumption of each EB was computed according to the following formula: P = E, (e,, ',, x T C , ) / 2 where P,, ~,, stands for the average per-transition power dissipation of gate i . from the AMs 0.35pm cell library data sheets, and TC, represents the transition count of the output of gate i under a real-delay model. The total sum is divided by two as only the 0-1 transitions consume power.
The first column of Table 1 shows the number of EBs which ranges from 6 to 24. The power constraint (PC) shown in the second column ranges from 40mW to 85niW.
The third and fourth column show the testing time in terms of clock cycles when power constrained test scheduling employs the traditional global peak power approximation model (GP -PAM [3] ) and the proposed power profile manipulation technique using the new power approximation model (2LP-PAM from Section 3.3). The test sequences for each EB is generated using ATALANTA [6]. Finally, the last column of Table 1 shows the savings when employing the proposed power profile manipulation technique. As can be seen that our new technique performs as well and in most cases better than previous PCTS algorithms.For example in the case of 24 EBs under a PC of 55mW the new technique offers 25% reduction in test application time when compared with GP-PAM based PCTS. For designs with a small number of EBs. improvements in testing time are achieved only for low PC values as maximum test concurrency is quickly achieved both by the GP-PAM and the proposed 2LP-PAM approaches as the PC increases. For designs with a large number of EBs, the testing time decreases for both approaches as PC value increases. However. the proposed 2LP-PAM approach is much more sensitive to small changes in the power constraint than the GP-PAM approach which leads to savings in testing time as shown in the last column in Table 1. 6. CONCLUDING REMARKS This paper introduced a new power profile manipulation technique which can be used in conjunction with existing PCTS algorithms in order to obtain lower testing time. This is achieved by test sequence reordering and rotating combined with a more accurate power approximation model which leads to higher test concurrency under a given power constraint. The new technique is suitable for applications where there is control over the order of applying test vectors, for example stuck-at testing of designs with full-scan or pure combinational EBs. 
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